

Dual Line Sensor (DLS) Vision Sensor Chip Description

GENERAL DESCRIPTION

The DLS Vision Sensor is an optical CMOS Dynamic Vision Sensor (DVS) chip that contains two lines of 256 pixels. Each pixel reacts to relative light intensity changes with low latency and ultra high time resolution, irrespective of absolute background illumination.

Unlike conventional image sensors the chip has no pixel readout clock but signals the detected changes instantaneously. This information is signalled as so-called "events" that contain the information of the responding pixels x-y addresses (address-event) in the imager array and the associated timestamp via a synchronous timed addressevent-representation (TAER) interface. The sensor can produce two types of events for each pixel: "On"-events for a relative increase in light intensity and "Off"-events for a relative decrease (see diagram on next page).

Because the pixels of the vision sensor individually control their gain the sensor has a very high intra scene dynamic -> 120 dB.

As of these features the output of the sensor is not a conventional image but an abstract representation of the shape of moving objects in the scene, where the background is automatically suppressed.

Due to the on-chip pre-processing of the visual information the processing of the data is computationally less demanding as in image processing and the technology allows for especially compact "single-box" solutions.

ADVANTAGES

- Extremely high time resolution
- ▶ Wide intra scene dynamic range
- Data reduction 1-3(typ.) orders of magnitude compared to conventional line image sensors

SPECIFICATIONS

	Pixel resolution:	2 x 256
	Divel nitch.	15 μm
	Dhata diada area:	$10 \times 20 5 \text$
		200 µm
	Digital time stamp resolution:	
	Accuracy:	0.2 μs ')
	(Id1 kLux, 30% contrast)	
	Latency:	5 µs 1)
	(@1 kLux, 30% contrast)	
	Time resolution:	5 µs 1)
	(@4 kLux, 100% contrast)	
	Sensitivity, min. pulse width:	250 ns
	(@0.7 µW/pixel, ∞ contrast)	
	Sensitivity, min. contrast:	20%
	(@1 kLux)	
	Dynamic range:	120 dB
	(@21°C)	
	Data interface (TAE):	17 bit parallel
1	Max. data rate:	20 Mevent/s
	Digital Configuration interface:	20 bit parallel
	Clock:	up to 40 Mhz
	Analogue bias inputs:	11
ĺ	CMOS technology:	0.35 um
í		3 3 V
	Power consumption typ :	250 mW
	Chip cize:	2.6 v 5.2 mm
	Chip size:	
	Chip package type:	PGA TUT
	Pin count:	
	 Uperation temperature range: 	U55 °C
	Chip cover:	Glass Lid

^{1]} Single pixel data. Performance can degrade under high scene activity conditions due to shared TAER bus



APPLICATIONS

- Industrial automation control systems
- Quality control systems
- ► High speed object tracking
- High speed shape detection, object counting and classification
- Real-time control systems
- Compact smart camera solutions

OPERATION PARAMETERS

The following operation parameters of the chip can be configured via the digital configuration interface:

- ► Time stamp resolution
- Pixel masking
- Built in logic test

Analogue inputs are used to setup the following operation parameters:

- Contrast sensitivity
- Photoreceptor bandwidth
- Event rate limitation per pixel

EXPLANATION OF KEY PARAMETERS

The key parameters of the DLS pixel are depicted in the schematics below.



Digital Safety & Security Department Donau-City-Straße 1, 1220 Vienna

DI MICHAEL HOFSTÄTTER

AIT Austrian Institute of Technology

New Sensor Technologies

CONTACT

Business Development Phone: +43(0) 50550 - 4202 Mobile: +43(0) 664 235 1858 E-Mail: michael.hofstaetter@ait.ac.at Web: www.ait.ac.at/nst

DR. MARTIN LITZENBERGER

New Sensor Technologies

Thematic Coordinator Phone: +43(0) 50550 - 4111 Mobile: +43(0) 664 825 1087 E-Mail: martin.litzenberger@ait.ac.at Web: www.ait.ac.at/nst

